



1/26














4/26


































14/26































FIG. 5

Planar DRAM



24/26

Stack DRAM



Metal Gate or SRAM




FIG. 8

Capacitor contact over bit line for stack DRAM





FIG. 9

26/26



High Density Interconnect Line for BEOL

